



(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 965 889 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
22.12.1999 **Bulletin 1999/51**

(51) Int Cl. 6: **G03F 9/00, G03F 7/20**

(21) Application number: **99304651.5**

(22) Date of filing: **15.06.1999**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**  
Designated Extension States:  
**AL LT LV MK RO SI**

(30) Priority: **15.06.1998 US 97784**

(71) Applicants:  
• **SIEMENS AKTIENGESELLSCHAFT  
80333 München (DE)**  
• **International Business Machines Corporation  
Armonk, NY 10504 (US)**


(72) Inventors:  
• **Muller, Karl Paul  
Wappingers Falls, NY 12590 (US)**  
• **Prakash, Ventaketchalam C.  
Beacon, NY 12508 (US)**  
• **Gould, Christopher J.  
Stanfordville, NY 12581 (US)**

(74) Representative: **Litchfield, Laura Marie et al  
Haseltine Lake & Co.  
Imperial House  
15-19 Kingsway  
London WC2B 6UD (GB)**

### (54) Overlay measurement technique using moire patterns

(57) Misalignment between two masking steps used in the manufacture of semiconductive devices in a wafer is determined by having a special alignment pattern on each of two masks used in the process and forming images of the masks on the semiconductor devices with

the images of the alignment patterns being superimposed over one another to form a Moire pattern. The Moire pattern is compared with other Moire patterns known to correspond to particular amounts of misalignment of the masks to see if it corresponds to an acceptable alignment.



**FIG. 3**

EP 0 965 889 A2

DescriptionField of Invention

[0001] This relates to the manufacture of semiconductor devices, and more particularly, to the use of patterns of marks in overlay measurements that are important in the alignment of the masks used in such manufacture.

Background of the Invention

[0002] In the manufacture of most semiconductive devices, particularly integrated circuit devices, much of the processing is done on a wafer scale. In such manufacture, a relatively large wafer, for example a wafer of twelve inches in diameter, is treated to a succession of steps to form the various regions of different conductivity type and the assorted connections that define particular integrated circuit devices. After these are formed, the wafer is diced to form a large number of chips, each of which includes an integrated circuit. It is desirable that the integrated circuits formed all be substantially uniform in characteristics.

[0003] Generally the manufacture of such devices includes a succession of processing steps, many of which are controlled by masks that have been provided on a top surface of the wafer to localize the effect of the processing steps to particular regions of the wafer. It is important that such masks be appropriately aligned with respect to one another to achieve the necessary precision in the location of the treated regions, particularly if there is to be achieved the desired uniformity between all of the integrated circuits formed in a wafer.

[0004] To achieve the desired alignment of the masks used in successive steps of the processing, it is common to use special marks, or indicia, on the masks to print conforming marks on the edges of the wafer and to use such wafer marks for the overlay measurements important for alignment purposes.

[0005] Moreover, it is important to detect any significant misalignment early in the processing so that correction can be made timely before further processing.

[0006] Currently the measuring process for detecting misalignment uses boxes, typically square or rectangular, of different sizes etched in the wafer as the alignment marks, and uses boxes of different sizes within one another to detect misalignment. This process is limited both by possible asymmetries in the shape of the box and the width of the lines used to define the box, and by the need for the lines to be sufficiently long and wide that they can be measured directly. This can make the box process relatively inefficient when used in the state of the art integrated circuit devices that involve feature sizes of 0.25 microns or less.

[0007] The present invention provides a novel technique for determining mask misalignments and is particularly useful in the manufacture of devices that involve

feature sizes of 0.25 microns and less.

Summary of the Invention

5 [0008] The present invention is based on the use of Moire patterns to provide a measure of any misalignment between two different mask patterns printed on different layer levels in the manufacture of semiconductive devices. A Moire pattern is a distinctive pattern that is formed when there is viewed the superposition on one another of two patterns of closely spaced lines, typically two repetitive patterns that differ only slightly. The structure and location of the Moire pattern can provide a measure of the degree of misalignment of the two line/space repetitive patterns.

[0009] In accordance with the present invention, a process for use in the manufacture of semiconductive devices for detecting the misalignment of two separate masking steps is as follows. There is provided in each of the two masks used for the two masking steps a repetitive pattern of marks of a kind that when the two patterns are superposed on one another, there is generated a Moire pattern that is a measure of the degree of misalignment between the two patterns. Each of the masks 20 in turn is used to print at the surface of the semiconductive wafer being processed, superposed on one another, the patterns of marks on the two masks. There is then observed optically the Moire pattern formed by the two patterns of marks. The Moire pattern observed is compared with Moire patterns that are known to define the acceptable range of misalignment between the two masks to decide whether uninterrupted processing of the wafer is warranted.

[0010] Stated more succinctly, the present invention 25 is directed to a process for detecting misalignment of the two masking steps in the manufacture of semiconductive devices. The process comprises the steps of including in each of the two masks used for the masking steps a repetitive pattern of marks that when superposed on one another generate a Moire pattern that is a measure of the degree of misalignment between the two masks; using the two masks to form at the surface of the semiconductive wafer being processed, the patterns of marks of the two masks superposed on one another, 40 and for generating a Moire pattern; observing optically the Moire pattern generated; and comparing the Moire pattern observed with Moire patterns corresponding to an acceptable alignment between the two masks.

[0011] The invention will be better understood from 50 the following more detailed description taken in conjunction with the accompanying drawings.

Brief Description of the Drawing

55 [0012]

FIG. 1 shows a repetitive pattern of 100 parallel straight lines and spaces of equal width;

FIG. 2 shows a similar repetitive pattern of straight lines and spaces in which each line and space has been increased in width by 1% as compared with those in the pattern of FIG. 1:

FIG. 3 shows the Moire pattern resulting from the overlay of the pattern of FIG. 2 over the pattern of FIG. 1 when the first lines on the left of each pattern are aligned;

FIG. 4 shows the Moire pattern resulting from a similar overlay of the pattern of FIG. 2 on the pattern of FIG. 1 when the first line of the pattern of FIG. 2 has been shifted to the left by a first amount;

FIG. 5 shows the Moire pattern for the same type of overlay when the first line of FIG. 2 has been shifted to the left an amount twice the amount of the shift represented by FIG. 4; and

FIG. 6 shows a typical Moire pattern associated with a checkerboard pattern for use for two dimensional alignment.

#### Detailed Description

**[0013]** With reference now to FIG. 1, there is shown a repetitive alignment pattern, extending an illustrative distance of 42 micrometers, of 100 straight lines and spaces, each of 210 micrometers width. In the practice of the invention, such an alignment pattern would be formed on the first of two masks that are to be used in two processes being controlled. This repetitive pattern of lines is then formed in turn in the photoresist used to define the effect of the process in the silicon Wafer. Advantageously this repetitive pattern is etched in at an edge region (kerf) of the wafer.

**[0014]** Subsequently the second mask to be used is provided with a similar repetitive pattern of lines/spaces, although with slightly wider width of the lines and spaces as discussed with reference to FIGS. 1 and 2. It is superimposed over the line/space pattern already etched in the silicon with the first line of the second pattern aligned with the first line of the pattern earlier etched in the silicon. Typically, a photoresist that is to control the second process is first provided between the silicon wafer and the second mask. This second line/space pattern is then etched in the photoresist effectively to superpose the line/space pattern of FIG. 2 over the pattern of FIG. 1.

**[0015]** Accurate alignment of the first two lines of the line/space patterns, evidenced by a Moire pattern of the kind shown in FIG. 3, normally would insure the desired close alignment of the masking patterns provided by the two masks, at least in the direction perpendicular to the lines of the line/space patterns.

**[0016]** However, inaccurate alignment of the second mask would be evidenced by a Moire pattern of the kind shown in either FIG. 4 or 5. In this case, the second mask and its photoresist would be removed and a new photoresist would be repatterned with a repositioned mask to correct the misalignment in light of the earlier

result.

**[0017]** In particular with a misalignment of the pattern of FIG. 2 105 nanometers to the left, as is shown in FIG. 4, the solid black block occurs further to the right than in FIG. 3 by a distance of 10.5 micrometers. This represents an amplification of the misalignment by a factor of 100, determined by the 1% expansion of the pattern of FIG. 2 with respect to the pattern of FIG. 1. With an additional misalignment to the left of another 105 nanometers, a solid black block is formed at the right end of the Moire pattern and a second black block is formed at the left end of the Moire pattern, as is shown in FIG. 5.

**[0018]** Advantageously, the invention is best used by forming a series of calibration Moire patterns corresponding to different misalignments and then examining the operational Moire patterns to see if they correspond to calibration Moire patterns representative of tolerable misalignments.

**[0019]** Typically, the Moire patterns formed are observed optically and compared visually, although systems can be devised to test automatically.

**[0020]** Test patterns of various sensitivities can be devised by changing either the widths of the lines and spaces and/or the difference in their widths. The smaller the difference in widths the more sensitive the test, although typically the more difficult to apply.

**[0021]** Accordingly, by appropriate choice of the parameters of the two patterns used to generate the Moire patterns, a desired degree of sensitivity or amplification can generally be obtained. This method can be used to test misalignment in either the horizontal or the vertical direction. Moreover, by use of a checkerboard pattern of squares, of slightly different sizes for the two patterns, measurement of misalignment in both the vertical and horizontal directions can be obtained. Different degrees of misalignments result in different Moire patterns, of which a typical one is shown in FIG. 6.

**[0022]** It is to be understood that the particular process described is merely illustrative of the general principles of the invention. Various modifications are possible consistent with the spirit of the invention, for example, by use of repetitive patterns of curved lines and spaces or other repetitive patterns of lines and spaces.

45

#### **Claims**

1. A process for detecting misalignment of the two masking steps in the manufacture of semiconductor devices comprising the steps of:

50 including in each of the two masks used for the masking steps a repetitive pattern of marks that when superposed on one another generate a Moire pattern that is a measure of the degree of misalignment between the two masks; using the two masks to form at the surface of the semiconductor wafer being processed, the

patterns of marks of the two masks superposed on one another for generating a Moire pattern; observing optically the Moire pattern generated and comparing the Moire pattern observed with Moire patterns corresponding to an acceptable alignment between the two masks. 5

2. The process of claim 1 in which the repetitive patterns in the two masks comprise a plurality of lines and spaces that differ only in the widths of the lines and spaces in the two patterns. 10
3. The process of claim 2 in which the lines and spaces in each pattern are uniform in width and there is a uniform difference in widths of the lines and spaces of the two patterns. 15
4. The process of claim 1 in which the pattern of marks in each of the two masks is a checkerboard pattern of uniform squares and the size of the squares in the two patterns differs by a prescribed amount. 20

25

30

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4







FIG. 5



EP 0 965 889 A2

FIG. 6





(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 965 889 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
05.04.2000 Bulletin 2000/14

(51) Int Cl. 7. **G03F 9/00, G03F 7/20,**  
**H01L 23/544**

(43) Date of publication A2:  
22.12.1999 Bulletin 1999/51

(21) Application number: 99304651.5

(22) Date of filing: 15.06.1999

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 15.06.1998 US 97784

(71) Applicants:  
• SIEMENS AKTIENGESELLSCHAFT  
80333 München (DE)  
• International Business Machines Corporation  
Armonk, NY 10504 (US)

(72) Inventors:  
• Muller, Karl Paul  
Wappingers Falls, NY 12590 (US)  
• Prakash, Ventakatachalam C.  
Beacon, NY 12508 (US)  
• Gould, Christopher J.  
Stanfordville, NY 12581 (US)

(74) Representative: Litchfield, Laura Marie et al  
Haseltine Lake & Co.  
Imperial House  
15-19 Kingsway  
London WC2B 6UD (GB)

### (54) Overlay measurement technique using moire patterns

(57) Misalignment between two masking steps used in the manufacture of semiconductive devices in a wafer is determined by having a special alignment pattern on each of two masks used in the process and forming images of the masks on the semiconductor devices with

the images of the alignment patterns being superimposed over one another to form a Moire pattern. The Moire pattern is compared with other Moire patterns known to correspond to particular amounts of misalignment of the masks to see if it corresponds to an acceptable alignment.




FIG. 3

EP 0 965 889 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 99 30 4651

DOCUMENTS CONSIDERED TO BE RELEVANT															
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (int.CI)												
X	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 08, 29 September 1995 (1995-09-29) & JP 07 120221 A (OKI ELECTRIC IND CO LTD), 12 May 1995 (1995-05-12) * abstract *	1-3	G03F9/00 G03F7/20 H01L23/544												
Y	EP 0 534 720 A (LEVIER RAPHAEL L) 31 March 1993 (1993-03-31) * the whole document *	4													
A	EP 0 370 834 A (NIPPON ELECTRIC CO) 30 May 1990 (1990-05-30) * the whole document *	4													
A	GB 2 293 026 A (HYUNDAI ELECTRONICS IND) 13 March 1996 (1996-03-13) * the whole document *														
A	US 4 568 189 A (BASS JOHN F ET AL) 4 February 1986 (1986-02-04)		TECHNICAL FIELDS SEARCHED (incl.CI)												
A	PATENT ABSTRACTS OF JAPAN vol. 014, no. 229 (E-0928), 15 May 1990 (1990-05-15) & JP 02 060120 A (MITSUBISHI ELECTRIC CORP), 28 February 1990 (1990-02-28) * abstract *		G03F H01L												
A	PATENT ABSTRACTS OF JAPAN vol. 015, no. 384 (P-1258), 27 September 1991 (1991-09-27) & JP 03 154803 A (TOSOH CORP), 2 July 1991 (1991-07-02) * abstract *														
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 33%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>11 February 2000</td> <td>Haenisch, U</td> </tr> <tr> <td colspan="2">CATEGORY OF CITED DOCUMENTS</td> <td>           T : theory or principle underlying the invention            E : earlier patent document, but published on, or            after the filing date            D : document cited in the application            L : document cited for other reasons            B : member of the same patent family, corresponding            document         </td> </tr> <tr> <td colspan="2">           X : particularly relevant if taken alone            Y : particularly relevant if combined with another            document of the same category            A : technological background            O : non-written disclosure            P : intermediate document         </td> <td></td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	11 February 2000	Haenisch, U	CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons B : member of the same patent family, corresponding document	X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		
Place of search	Date of completion of the search	Examiner													
THE HAGUE	11 February 2000	Haenisch, U													
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons B : member of the same patent family, corresponding document													
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document															

ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 4651

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

11-02-2000

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
JP 07120221	A	12-05-1995	NONE		
EP 0534720	A	31-03-1993	CA	2078930 A	25-03-1993
			DE	69225659 D	02-07-1998
			DE	69225659 T	24-09-1998
			JP	6029170 A	04-02-1994
			US	5388517 A	14-02-1995
			US	5402726 A	04-04-1995
EP 0370834	A	30-05-1990	JP	2143544 A	01-06-1990
			JP	2666859 B	22-10-1997
			US	5017514 A	21-05-1991
GB 2293026	A	13-03-1996	KR	143340 B	17-08-1998
			CN	1147098 A	09-04-1997
			US	5658696 A	19-08-1997
US 4568189	A	04-02-1986	NONE		
JP 02060120	A	28-02-1990	NONE		
JP 03154803	A	02-07-1991	NONE		

EPO FORM R0509  
For more details about this annex : see Official Journal of the European Patent Office, No. 12/82